Part Number Hot Search : 
TS555CPT BJ110A MAX824Y FT500AH 29LV1 286HV 3020S 74ALS09
Product Description
Full Text Search
 

To Download PM3386 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  PM3386 dual gigabit ethernet controller s/uni?-2xge pmc-1991223 (r4) proprietary and confidential to pmc - sierra, inc., and for its customers ? internal use ? copyright pmc - sierra, inc. 2001 features  two port full-duplex gigabit ethernet controller with an industry standard pos-phy level 3 ? system interface.  provides direct connection to optics.  connection to copper gigabit ethernet physical layer devices via two gmii interfaces.  incorporates dual serdes, compatible to ieee 802.3 1998 pma physical layer specification.  supports dual ieee 802.3 -1998 gmii/tbi interfaces for connection to copper gigabit ethernet physical layer devices.  provides dual standard ieee 802.3 gigabit ethernet macs for frame verification.  provides on-chip data recovery and clock synthesis.  provides eight unicast exact-match address filters to filter frames based on da, sa, or vid.  each address filter can indicate whether to accept or discard based on a match.  provides 64-group multicast address filter.  internal 16 kbyte tx and 64 kbyte rx fifos to accommodate system latencies.  saturn ? compatible interface for packet-over-sonet physical layer and link layer devices level 3 (pos- phy level 3 system interface).  line side loopback for system level diagnostic capability.  16 bit generic microprocessor interface for device initialization, control, register and per port statistics access. gigabit ethernet mac  verifies frame integrity (fcs and length checks).  errored frames can be filtered or passed to a higher layer device.  automatic base page autonegotiation, extended autonegotiation (next page) supported via host.  egress ethernet frame encapsulation (pad to minimum size, add preamble, ifg and crc generation).  supports ethernet 2.0, ieee 802.3 llc and ieee 802.3 snap/llc encoding formats, and vlan tagged frames.  minimum frame size 64 bytes. supports jumbo frames up to 9.6 kbytes.  supports big endian data formats.  programmable inter-packet gap (ipg).  loopback for diagnostic capability through gmac. flow control  option to support ieee 802.3-1998 flow control at each ethernet port.  programmable watermarks for full/empty fifo conditions.  automatic generation of pause frames based on fifo fill levels.  upper layer device can flow control ethernet ports using side-band or host signaling to cause generation of a pause frame.  provides per-port side-band pause state indication for upstream devices.  loss-less flow control on all valid frames up to 9.6 kbytes. statistics  40 bit counters are used to ensure rollover compliance with ieee 802.3-1998.  minimum 58 minutes before rollover.  provides statistic counters to support snmp and rmon implementations. pos-phy level 3 system interface  standard oc-48 bandwidth packet/cell interface.  compatible with pmc-sierra devices supporting pos-phy level 3, including:  pm5381 s/uni ? -2488 atm and pos physical layer device.  pm5358 s/uni ? -4x622 single channel oc-48c device with integrated analog.  pm7390 s/uni-mach-48 multi- service access device for channelized interfaces.  pm5382 s/uni-16x155 sixteen channel oc-3c framer with integrated analog and pos-phy level 3 and utopia level 3 interface.  pos-phy level 3 provides connection to upper layer device at data rates up to 2,400 mbit/s. block diagram enhanced gigabit mac pos-phy level 3 txd +/- rxd +/- serdes pcs mac egress interface ingress interface pos phy ingress fifo pll clock multiply gigabit media access controller flow ctrl / auto-negotiation 8b/10b encoder/ decoder address filtering parallel to serial data recovery/ serial to parallel pos phy egress fifo ethernet statistics mdc mdio pmd_sel [1:0] rprty renb rval rsop rdat[31:0] rfclk reop rsx rerr rmod[1:0] paused [1:0] pause [1:0] d [15:0] intb a [11:0] rstb ale csb wdb rdb microprocessor interface trstb tms tdi tck tdo jtag txd [7:0] tx_en tx_er rx_clk rx_er rxd [7:0] rx_dv gtx_clk sd clk125 gmii interface tdat[31:0] tfclk ptpa tenb tprty tsop teop tsx terr tmod[1:0] stpa dtpa[1:0] tadr atp[3:0]
head office: pmc-sierra, inc. 8555 baxter place burnaby, b.c. v5a 4v7 canada tel: 604.415.6000 fax: 604.415.6200 dual gigabit ethernet controller to order documentation, send email to: document@pmc-sierra.com or contact the head office, attn: document coordinator all product documentation is available on our web site at: http://www.pmc-sierra.com for corporate information, send email to: info@pmc-sierra.com pmc-1991223 (r4) ? copyright pmc-sierra, inc. 2001. all rights reserved. saturn and s/uni are registered trademarks and pos-phy level 3 is a trademark of pmc-sierra, inc. proprietary and confidential to pmc-sierra, inc., and for its customers ? internal use preliminary PM3386 s/uni ? -2xge  supports point-to-point pos-phy level 3 applications.  32 bit data at 104 mhz.  in-band addressing for dual port phy support. packaging  packaged in a 352-pin ubga.  implemented in low power 1.8 v cmos technology with 3.3 v compatible i/o.  industrial temperature range (-40 c to +85 c).  provides a standard 5 signal p1149.1 jtag test port for boundary scan board test purposes. applications  pos-phy level 3 provides consistent system interface for multiple phy types.  edge and core routers.  multi-service switches.  sonet/sdh transport equipment.  ethernet over sonet uplinks.  gigabit ethernet ports for optical cross connects.  gigabit ethernet access iads.  gigabit ethernet test equipment. sff optics sff optics sff optics optional ram i/f fpga ul3/ pl3 32- master eos pl3 32-bit i/f fpga ul3/pl3 32-bit master eos function ul3/pl3 32-bit master fifo ram i/f optional ram line/ section ul3/pp l3 slave aps s/uni 2xge layer 2 gmac (x2) pl3 slave serdes statistics ram line/ section ul3/pp l3 slave s/uni 2488 sonet line/ section pl3 slave aps serdes path o/h upper layer device(s) pos-phy level 3 bus copper ge phy mag gmii switch fabric classification forwarding scheduler optical transceiver txd +/- rxd +/- twisted pair line card # 1 upper layer device(s) classification forwarding scheduler optical transceiver txd +/- rxd +/- line card # 2 pm5381 s/uni-2488 PM3386 s/uni-2xge upper layer device(s) classification forwarding scheduler line card # n switch fabric device switch fabric device optical transceiver optical transceiver optical transceiver optical transceiver oc-12 oc-12 oc-12 oc-12 oc-48 gigabit ethernet gigabit ethernet pm5380 s/uni-4x622 ethernet over sonet sample line cards linked with pos-phy level 3 interface typical applications


▲Up To Search▲   

 
Price & Availability of PM3386

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X